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Abstract 
This paper presents a new proposed cascaded multilevel inverter module of low cost and high 
efficiency which is being a demand in the industrial drive applications. The presence of harmonics and 
increasing number of switches and DC sources for higher level is the major issue in the usage of cascaded 
multilevel inverter for the application of medium and high voltage power systems. In this proposed work 
several new techniques were introduced to reduce the number of switches and DC sources, which 
overcome the disadvantages of cascaded multilevel inverter. The THD values for various levels (seven& 
nine) are compared by simulating the proposed module in the MATLAB environment, with and without 
using soft switching techniques like PWM, SPWM and the reduction of THDs and compactness of the 
proposed module are validated. 
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1. Introduction 
Recent advancement of medium and high voltage power system applications like Static 
Var Compensator (SVC), FACTS devices, HVDC transmission systems necessitates the 
presence of Multilevel Inverter [1]. Multilevel inverter technology is based on the synthesis of a 
voltage waveform from several DC voltage levels. Various multilevel converters structures are 
reported in the literature, amongst them cascaded multilevel inverter appears to be superior to 
other multilevel inverter topologies in its application at high power rating due to the compact 
size, modularized circuit layout , control and reduced potential of electrical shock [3].  
The growing demands of the industrial drives of high voltage needs the use of 
increasing level of Multilevel level inverter whose size is bulky due to the individual DC source 
and large number of switching units, causing increased switching losses and harmonics .To 
meet a quality output across the load, it is very essential to reduce the DC sources, switching 
units as well as the harmonics [4]. 
PWM techniques are used to reduce the THD, order of the harmonics in the output 
voltage [4]. As several soft switching techniques are avail, the SPWM technique is used for its 
capability of reducing even the lower order harmonics which is the main counterpart in the 
power quality domain [5]. 
In recent years, industry has demanded for high power equipments, which today 
reaches to megawatts. Hence, medium and high voltage ac drive systems have been 
considered widely. Today, due to limitation of semiconductor devices to operate in high current 
and voltage ratings, it is difficult to connect a semiconductor switch directly to medium voltage 
networks of (2.3 – 6.9 kV) [11]. 
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2. Multilevel Inverter 
 
A. Topologies of Multilevel Inverters 
As the Multilevel inverters have tremendous interest in the power industry. They present 
a new set of features that are well suited for their use in reactive power compensation.  They 
consist of a series of power semiconductor devices and capacitors, which generate voltages 
with stepped waveforms in the output. Nowadays the use of multilevel approach is believed to 
be promising alternative in such a very high power conversion processing system. The 
advantages of this multilevel approach include good power quality, better electromagnetic 
compatibility (EMC), low switching losses, and high voltage handling capability. 
 
 
Table 1. Required Components for Various types of multilevel inverter 
 
 
From the above table 1 it is clear that the Cascaded Multilevel inverter requires very 
less number of components than any other multilevel inverter topologies. So CMLI is preferred 
for several power system applications even it has large number of switches for its higher levels. 
 
B. Cascaded Multilevel Inverter 
       A Cascaded multilevel inverter consists of a series of H-bridge inverter units as shown 
in figure 1. The general function of MLI is to synthesize a desired voltage from several separate 
DC sources, which may be obtained from batteries, fuel cells, solar cells. Each SDCS is 
connected to an H-bridge inverter.  
 
 
 
Figure 1. Conventional CMLI 
 
 
The phase output voltage is synthesized by the sum of four inverter outputs from the 
equation (1). 
 
Van=Va1+Va2+Va3+Va4     (1) 
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3. Sinusoidal Pulse width Modulation   
Instead of, maintaining the width of all pulses of same as in case of multiple pulse width 
modulation, the width of each pulse is varied in proportion to the amplitude of a sine wave 
evaluated at the centre of the same pulse. 
 
 
 
Figure 2. SPWM generator 
 
 
Figure 2 is the SPWM generator where the gating signals are generated by comparing 
a sinusoidal reference signal Fr with a triangular carrier wave of frequency Fc. The frequency of 
reference signal Fr, determines the inverter output frequency and its peak amplitude Ar, controls 
the modulation index M, and RMS output voltage. The number of pulses per half cycle depends 
on carrier frequency. 
 
 
 
Figure 3. Sinusoidal Pulse width Modulatio 
 
 
4. Methods of Reducing Switches and DC Sources 
 
A. Method Used to Reduce DC Source 
            Symmetrical: 
 
N step    = 2n+1 (2) 
 
V0max =n ×Vdc (3) 
 
From the equation (2) & (3) the number of voltage levels and maximum output voltage for the 
proposed module can be calculated. 
            Asymmetrical: 
 
N step =2n+1 -1          for n = even 
N step =2n+1              for n = odd 
V0max = (2n-1) ×Vdc (4) 
 
where, 
n is the number of bridges. 
N step is the output voltage levels. 
V0max is the maximum output voltage. 
 Among these two topologies of inverter the asymmetrical is preferred for its fewer 
requirements of switches and DC sources from the equation (2), (3), (4). 
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B. Methods of Reducing Switches  
 
 
Table 2. Methods of reducing switches 
 
 
where, 
n is the number of bridges. 
N is the number of voltage levels. 
Among these three methods [3], in the table 2 the first method is preferred because of 
its reduced switches, low voltage drop and the flexibility to operate in both symmetrical and 
asymmetrical MLI. 
 
 
5. Method Preferred to Supress the Harmonic Level 
Harmonic elimination technique is a method to get rid of harmonics by judicious 
selection of the firing angles of the inverter which is calculated by using either Newton Raphson 
Method or Gauss Siedel Method of Iterative Optimization. The harmonics elimination technique 
eliminates the need of expensive low pass filters which is being used in the system to reduce 
the higher order harmonics [4]. The harmonic elimination is computed from the Fourier Analysis 
of the produced voltage. 
 
݂ሺݔሻ ൌ ܽ଴ ൅෍ ቀܽ௡ cos ௡గ௫௅ ൅ ܾ௡ sin
௡గ௫
௅ ቁ
∞
௡ୀଵ
 (5)  
 
 From equation (5) the fundamental voltage of the produced output component is 
calculated. 
where, 
 ܽ଴=fundamental harmonic content. 
 ܽ௡,ܾ௡ are harmonic constants of order n. 
To eliminate the 5th, 7th, 9th order harmonics, the firing angles for each level is found by 
solving the following equations, 
 
 (6) 
 
 
where 
Vdc is the input DC voltage. θ1,θ2,θ3,θ4are firing angles of various levels. 
h1,h5,h7,h11 are the harmonic order of 1,5,7,11respectively. 
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The modulation index is 1, since the voltage that has been used in these calculations is 
in per unit (p.u) from the nonlinear equations (6) firing angles for various harmonic levels will be 
calculated. 
By solving the equation (6) using Newton Raphson Method, the switching angles for a 
5-level and 9-level cascaded H-bridge multilevel inverters were calculated. 
 
By triggering the switches at the above cited delay angles, the harmonics of the load 
voltages are much reduced. 
 
 
6. Results and Discussion 
 
A. Simulink Model for Proposed Nine Level CMLI with SPWM 
 
 
 
 
Figure 4. Simulink model of proposed nine level with SPWM 
 
 
The simulation model of the proposed seven level inverter with SPWM technique is 
shown in the figure 4.The load chosen to connect across the proposed MLI is of pure resistive of 
100Ω with the operating voltage of 100V and its is simulated for a time of 0.1sec.  
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1. Switching Sequence 
 
 
Table 3. Switching sequence of nine level proposed CMLI. 
 
 
The table 3 shows the appropriate time at which the MOSFETs to be switched ON and 
OFF. Here the switches T1, T3, T5 connected across the positive supply which conducts only 
during the positive half cycle whereas switches T2, T4, T6 conducts during negative half cycle. 
The switches in a common leg T7 to T10 will conduct in both the positive and negative half 
cycles. 
 
2. Output Voltage Waveforms  
 
 
 
 
Figure 5. Voltage waveform of nine level proposed CMLI with SPWM 
 
 
In figure 5 shows the output of the nine level proposed CMLI with SPWM technique 
whose pulses are of unequal width which reduces the harmonics of the output voltage. The 
SPWM reduce the lower order harmonics of the output voltages. 
 
 
 
 
 
 
 
 
 
Bulletin of EEI  ISSN: 2089-3191  
Reduction of switches and DC sources in Cascaded Multilevel Inverter (Dr.N.Devarajan) 
192
3. FFT Analysis 
 
 
 
 
Figure 6. FFT Analysis of nine level with SPWM 
 
 
Figure 6 is the FFT analysis with the reduction of harmonics by the harmonic reducing 
angles. The Total Harmonics Distortion of seven level without SPWM is 6.79% 
 
B. Simulink Model of Proposed Nine Level CMLI without PWM 
 
 
 
Figure 7. Simulink model of proposed nine level CMLI without PWM 
 
 
The simulation model of the proposed seven level inverter with PWM technique is 
shown in the figure 6.9. The load chosen to connect across the proposed MLI is of pure resistive 
of 100Ω with the operating voltage of 100V Here the pulse generator is used to trigger the 
switches. 
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1. Output Waveform 
 
 
 
Figure 8. Output waveform of proposed nine level CMLI without PWM 
 
 
Figure 8 is the output voltage waveform of the proposed CMLI without SPWM. Due to 
reduction of switches the output voltage waveform is somewhat distorted but the harmonic level 
is much reduced. The pulse generators are switched at the harmonic reducing angles. 
 
2. THD Analysis 
 
 
                
               
Figure 9. FFT Analysis 
 
 
Figure 9 is the FFT analysis with the reduction of harmonics by the harmonic reducing 
angles. The Total Harmonics Distortion of seven level without SPWM is 8.86%. 
 
 
7.  Comparitive Study of Proposed CMLI and Conventional Model 
 
A. Physical structure 
DC Source 
The number of DC source is directly proportional to the number of auxiliary bridges 
used in the proposed CLMI. 
SEVEN LEVEL: Two DC sources are used instead of three as in conventional CMLI. 
NINE LEVEL: Three DC sources are used instead of four as in conventional CMLI. 
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Number of switches 
 
 
Table 4. Comparison of Number of switches 
 
 
 
             Table 4 shows the reduction switches in the proposed model of CMLI than in the 
conventional model. 
 
B. Comparision of THD 
 
 
Table 5. Comparison of THD values 
 
            
 
Table 5 shows the percentage of THD values of  various voltage levels in which with 
PWM the THD values are reduced while comparing with non-PWM values of THD. 
In the proposed model each level is increased by increasing two switches of each 
bridge instead of four switchs. The voltage across the main and auxiliary bridge is in the ratio of 
1:no of bridges(N).The separate DC source neccesity is overcomed by the new proposed model 
which favours the use of CMLI in high power drive applications. 
 
 
8. Conclusion 
The new topology of cascade multilevel inverter with reduced switches and DC sources 
have been proposed for nine level of output voltage. The benefit of this model includes the 
reduction of cost of converter station and DC source. The Harmonic levels are further reduced 
by using the soft switching techniques. The THD for various levels and the physical structure of 
the conventional versus proposed CMLI is analyzed and compared using MATLAB 8.0 Simulink 
environment. Thus this proposed work overcomes the disadvantages of conventional cascaded 
multilevel inverter. 
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Future Scope 
For the advent of medium and high power system applications, the proposed CMLI is 
modeled with some power system components such as STATCOM, PD and PID controllers the 
switching losses and the harmonics are eliminated. It also used to control the AC and DC motor 
drives, HVDC transmission systems. 
 
Future Work 
The proposed model is further developed for higher levels and the THD values can be 
reduced by using some special switching techniques like Fuzzy Logic Theory, PI & PID 
Controllers, Space Vector Modulation etc.  
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